

axi_uartlite_0
S_AXI
s_axi_aclk
s_axi_aresetn
UART
interrupt
AXI Uartlite
uart_rtl_0
microblaze_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M00_AXI
M01_AXI
M02_AXI
AXI Interconnect
hdmi_text_controller_0
AXI
axi_aclk
axi_aresetn
HDMI
hdmi_text_controller_v1.0 (Pre-Production)
HDMI_0
microblaze_0_axi_intc
s_axi
s_axi_aclk
s_axi_aresetn
irq[0:0]
processor_clk
processor_rst
interrupt
AXI Interrupt Controller
rst_clk_wiz_1_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
reset_rtl_0
clk_wiz_1
reset
clk_in1
clk_out1
locked
Clocking Wizard
clk_100MHz
mdm_1
MBDEBUG_0
Debug_SYS_Rst
MicroBlaze Debug Module (MDM)
microblaze_0
INTERRUPT
DEBUG
Clk
Reset
MicroBlaze
DLMB
ILMB
M_AXI_DP
microblaze_0_local_memory
DLMB
ILMB
LMB_Clk
SYS_Rst